FPGA Based Novel High Speed DAQ System Design with Error Correction

Swagata Mandal, Suman Sau, Amlan Chakrabarti, Jogendra Saini, Sushanta Kumar Pal, Subhasish Chattopadhyay. FPGA Based Novel High Speed DAQ System Design with Error Correction. In 2015 IEEE Computer Society Annual Symposium on VLSI, ISVLSI 2015, Montpellier, France, July 8-10, 2015. pages 80-85, IEEE Computer Society, 2015. [doi]

Abstract

Abstract is missing.