An optically-enabled chip-multiprocessor architecture using a single-level shared optical cache memory

P. Maniotis, Savvas Gitzenis, Leandros Tassiulas, Nikos Pleros. An optically-enabled chip-multiprocessor architecture using a single-level shared optical cache memory. Optical Switching and Networking, 22:54-68, 2016. [doi]

Authors

P. Maniotis

This author has not been identified. Look up 'P. Maniotis' in Google

Savvas Gitzenis

This author has not been identified. Look up 'Savvas Gitzenis' in Google

Leandros Tassiulas

This author has not been identified. Look up 'Leandros Tassiulas' in Google

Nikos Pleros

This author has not been identified. Look up 'Nikos Pleros' in Google