Analyzing cache performance bottlenecks of STM applications and addressing them with compiler s help

Sandya S. Mannarswamy, Ramaswamy Govindarajan. Analyzing cache performance bottlenecks of STM applications and addressing them with compiler s help. In Valentina Salapura, Michael Gschwind, Jens Knoop, editors, 19th International Conference on Parallel Architecture and Compilation Techniques (PACT 2010), Vienna, Austria, September 11-15, 2010. pages 547-548, ACM, 2010. [doi]

Authors

Sandya S. Mannarswamy

This author has not been identified. Look up 'Sandya S. Mannarswamy' in Google

Ramaswamy Govindarajan

This author has not been identified. Look up 'Ramaswamy Govindarajan' in Google