Performance Evaluation of SIMD Processor Architectures Using Pairwise Multiplier Recoding

Todd C. Marek, Edward W. Davis. Performance Evaluation of SIMD Processor Architectures Using Pairwise Multiplier Recoding. In ICPP. pages 202-205, 1993.

Abstract

Abstract is missing.