A comparison between lattice, cascade and direct form FIR filter structures by using a FPGA bit-serial distributed arithmetic implementation

Marcos Martínez Peiró, Javier Valls, T. Sansaloni, A. Perez-Pascual, Eduardo I. Boemo. A comparison between lattice, cascade and direct form FIR filter structures by using a FPGA bit-serial distributed arithmetic implementation. In 6th IEEE International Conference on Electronics, Circuits and Systems, ICECS 1999, Pafos, Cyprus, September 5-8, 1999. pages 241-244, IEEE, 1999. [doi]

Abstract

Abstract is missing.