The design of multiplierless FIR filters with a minimum adder step and reduced hardware complexity

Douglas L. Maskell, Jussipekka Leiwo, Jagdish Chandra Patra. The design of multiplierless FIR filters with a minimum adder step and reduced hardware complexity. In International Symposium on Circuits and Systems (ISCAS 2006), 21-24 May 2006, Island of Kos, Greece. IEEE, 2006. [doi]

Authors

Douglas L. Maskell

This author has not been identified. Look up 'Douglas L. Maskell' in Google

Jussipekka Leiwo

This author has not been identified. Look up 'Jussipekka Leiwo' in Google

Jagdish Chandra Patra

This author has not been identified. Look up 'Jagdish Chandra Patra' in Google