A Well-Equipped Implementation: Normal/Denormalized Half/Single/Double Precision IEEE 754 Floating-Point Adder/Subtracter

Brett Mathis, James E. Stine. A Well-Equipped Implementation: Normal/Denormalized Half/Single/Double Precision IEEE 754 Floating-Point Adder/Subtracter. In 30th IEEE International Conference on Application-specific Systems, Architectures and Processors, ASAP 2019, New York, NY, USA, July 15-17, 2019. pages 227-234, IEEE, 2019. [doi]

Authors

Brett Mathis

This author has not been identified. Look up 'Brett Mathis' in Google

James E. Stine

This author has not been identified. Look up 'James E. Stine' in Google