Twin register architecture for an AI processor

Tsukasa Matoba, Mitsuyoshi Okamura, Takeshi Aikawa, Kenji Minagawa, Mitsuo Saito, Ken-ichi Maeda, Takeshi Takamiya. Twin register architecture for an AI processor. In IEEE International Workshop on Tools for Artificial Intelligence: Architectures, Languages and Algorithms, TAI 1989, Fairfax, VA, USA, October 23-25, 1989. pages 168-173, IEEE, 1989. [doi]

Authors

Tsukasa Matoba

This author has not been identified. Look up 'Tsukasa Matoba' in Google

Mitsuyoshi Okamura

This author has not been identified. Look up 'Mitsuyoshi Okamura' in Google

Takeshi Aikawa

This author has not been identified. Look up 'Takeshi Aikawa' in Google

Kenji Minagawa

This author has not been identified. Look up 'Kenji Minagawa' in Google

Mitsuo Saito

This author has not been identified. Look up 'Mitsuo Saito' in Google

Ken-ichi Maeda

This author has not been identified. Look up 'Ken-ichi Maeda' in Google

Takeshi Takamiya

This author has not been identified. Look up 'Takeshi Takamiya' in Google