FPGA test time reduction through a novel interconnect testing scheme

Stuart McCracken, Zeljko Zilic. FPGA test time reduction through a novel interconnect testing scheme. In FPGA. pages 136-144, 2002. [doi]

Abstract

Abstract is missing.