A high-speed and high-performance full adder cell based on 32-nm CNFET technology for low voltages

Yavar Safaei Mehrabani, Zahra Zareei, Ahmad Khademzadeh. A high-speed and high-performance full adder cell based on 32-nm CNFET technology for low voltages. IJHPSA, 4(4):196-203, 2013. [doi]

Authors

Yavar Safaei Mehrabani

This author has not been identified. Look up 'Yavar Safaei Mehrabani' in Google

Zahra Zareei

This author has not been identified. Look up 'Zahra Zareei' in Google

Ahmad Khademzadeh

This author has not been identified. Look up 'Ahmad Khademzadeh' in Google