P/G pad placement optimization in USB test chips - researchr publication authors

researchr

You are not signed in
Sign in
Sign up

Vazgen Sh. Melikyan, Karo H. Safaryan, F. A. Aslikyan. P/G pad placement optimization in USB test chips. In 2017 IEEE East-West Design & Test Symposium, EWDTS 2017, Novi Sad, Serbia, September 29 - October 2, 2017. pages 1-3, IEEE Computer Society, 2017. [doi]

This author has not been identified. Look up 'Vazgen Sh. Melikyan' in GoogleThis author has not been identified. Look up 'Karo H. Safaryan' in GoogleThis author has not been identified. Look up 'F. A. Aslikyan' in Google

runs on WebDSL