FPGA implementation of a run-time configurable NTT-based polynomial multiplication hardware - researchr publication related

researchr

You are not signed in
Sign in
Sign up

Ahmet Can Mert, Erdinç Öztürk, Erkay Savas. FPGA implementation of a run-time configurable NTT-based polynomial multiplication hardware. Microprocessors and Microsystems, 78:103219, 2020. [doi]

The following publications are possibly variants of this publication:

CoHA-NTT: A Configurable Hardware Accelerator for NTT-based Polynomial MultiplicationKemal Derya, Ahmet Can Mert, Erdinç Öztürk, Erkay Savas. mam, 89:104451, March 2022. [doi]

CoHA-NTT: A Configurable Hardware Accelerator for NTT-based Polynomial MultiplicationKemal Derya, Ahmet Can Mert, Erdinç Öztürk, Erkay Savas. iacr, 2021:1527, 2021. [doi]

runs on WebDSL