Multiplier/Shifter Design Tradeoffs in a 32-bit Microprocessor

Veljko M. Milutinovic, Mark Bettinger, Walter A. Helbig. Multiplier/Shifter Design Tradeoffs in a 32-bit Microprocessor. IEEE Transactions on Computers, 38(6):874-881, 1989.

Abstract

Abstract is missing.