A 40nm Low Power High Stable SRAM Cell Using Separate Read Port and Sleep Transistor Methodology

Jitendra Kumar Mishra, Harshit Srivastava, Prasanna Kumar Misra, Manish Goswami. A 40nm Low Power High Stable SRAM Cell Using Separate Read Port and Sleep Transistor Methodology. In IEEE International Symposium on Smart Electronic Systems, iSES 2018 (Formerly iNiS), Hyderabad, India, December 17-19, 2018. pages 1-5, IEEE, 2018. [doi]

Authors

Jitendra Kumar Mishra

This author has not been identified. Look up 'Jitendra Kumar Mishra' in Google

Harshit Srivastava

This author has not been identified. Look up 'Harshit Srivastava' in Google

Prasanna Kumar Misra

This author has not been identified. Look up 'Prasanna Kumar Misra' in Google

Manish Goswami

This author has not been identified. Look up 'Manish Goswami' in Google