VLSI-Oriented Architecture for Two's Complement Serial-Parallel Multiplication without Speed Penalty

Sangman Moh. VLSI-Oriented Architecture for Two's Complement Serial-Parallel Multiplication without Speed Penalty. In Marina L. Gavrilova, Osvaldo Gervasi, editors, Selected Papers of the Fifth International Conference on, Computational Science and its Applications, ICCSA 2007, Kuala Lumpur, Malaysia, August 26-29, 2007. pages 9-13, IEEE Computer Society, 2007. [doi]

References

No references recorded for this publication.

Cited by

No citations of this publication recorded.