Reduced Voltage Scaling in Clock Distribution Networks

Khader Mohammad, Ayman Dodin, Bao Liu, Sos S. Agaian. Reduced Voltage Scaling in Clock Distribution Networks. VLSI Design, 2009, 2009. [doi]

Abstract

Abstract is missing.