A Mismatch Resilient 16-Bit 20 MS/s Pipelined ADC

Satyajit Mohapatra, Hari Shanker Gupta, Nihar Ranjan Mohapatra, Sanjeev Mehta, Arup Roy Chowdhury, Nisha Pandya. A Mismatch Resilient 16-Bit 20 MS/s Pipelined ADC. In 32nd International Conference on VLSI Design and 2019 18th International Conference on Embedded Systems, VLSID 2019, Delhi, India, January 5-9, 2019. pages 305-310, IEEE, 2019. [doi]

Authors

Satyajit Mohapatra

This author has not been identified. Look up 'Satyajit Mohapatra' in Google

Hari Shanker Gupta

This author has not been identified. Look up 'Hari Shanker Gupta' in Google

Nihar Ranjan Mohapatra

This author has not been identified. Look up 'Nihar Ranjan Mohapatra' in Google

Sanjeev Mehta

This author has not been identified. Look up 'Sanjeev Mehta' in Google

Arup Roy Chowdhury

This author has not been identified. Look up 'Arup Roy Chowdhury' in Google

Nisha Pandya

This author has not been identified. Look up 'Nisha Pandya' in Google