Techniques for power estimation and optimization at the logic level: A survey

José Monteiro, Srinivas Devadas. Techniques for power estimation and optimization at the logic level: A survey. VLSI Signal Processing, 13(2-3):259-276, 1996. [doi]

Abstract

Abstract is missing.