Minimalist Design for Accelerating Convolutional Neural Networks for Low-End FPGA Platforms

Raghid Morcel, Haitham Akkary, Hazem M. Hajj, Mazen A. R. Saghir, Anil Keshavamurthy, Rahul Khanna, Hassan Artail. Minimalist Design for Accelerating Convolutional Neural Networks for Low-End FPGA Platforms. In 25th IEEE Annual International Symposium on Field-Programmable Custom Computing Machines, FCCM 2017, Napa, CA, USA, April 30 - May 2, 2017. pages 196, IEEE Computer Society, 2017. [doi]

Authors

Raghid Morcel

This author has not been identified. Look up 'Raghid Morcel' in Google

Haitham Akkary

This author has not been identified. Look up 'Haitham Akkary' in Google

Hazem M. Hajj

This author has not been identified. Look up 'Hazem M. Hajj' in Google

Mazen A. R. Saghir

This author has not been identified. Look up 'Mazen A. R. Saghir' in Google

Anil Keshavamurthy

This author has not been identified. Look up 'Anil Keshavamurthy' in Google

Rahul Khanna

This author has not been identified. Look up 'Rahul Khanna' in Google

Hassan Artail

This author has not been identified. Look up 'Hassan Artail' in Google