A 0.4V 0.5fJ/cycle TSPC Flip-Flop in 65nm LP CMOS with Retention Mode Controlled by Clock-Gating Cells - researchr publication authors

researchr

You are not signed in
Sign in
Sign up

Ludovic Moreau, Rémi Dekimpe, David Bol. A 0.4V 0.5fJ/cycle TSPC Flip-Flop in 65nm LP CMOS with Retention Mode Controlled by Clock-Gating Cells. In IEEE International Symposium on Circuits and Systems, ISCAS 2019, Sapporo, Japan, May 26-29, 2019. pages 1-4, IEEE, 2019. [doi]

This author has not been identified. Look up 'Ludovic Moreau' in GoogleThis author has not been identified. Look up 'Rémi Dekimpe' in GoogleThis author has not been identified. Look up 'David Bol' in Google

runs on WebDSL