1/f Noise in 3D vertical gate-all-around junction-less silicon nanowire transistors

Chhandak Mukherjee, Cristell Maneux, Julien Pezard, Guilhem Larrieu. 1/f Noise in 3D vertical gate-all-around junction-less silicon nanowire transistors. In 47th European Solid-State Device Research Conference, ESSDERC 2017, Leuven, Belgium, September 11-14, 2017. pages 34-37, IEEE, 2017. [doi]

Authors

Chhandak Mukherjee

This author has not been identified. Look up 'Chhandak Mukherjee' in Google

Cristell Maneux

This author has not been identified. Look up 'Cristell Maneux' in Google

Julien Pezard

This author has not been identified. Look up 'Julien Pezard' in Google

Guilhem Larrieu

This author has not been identified. Look up 'Guilhem Larrieu' in Google