High Performance VLSI Architecture for Three-Step Search Algorithm

Rohan Mukherjee, Keyur Sheth, Anindya Sundar Dhar, Indrajit Chakrabarti, Somnath Sengupta. High Performance VLSI Architecture for Three-Step Search Algorithm. CSSP, 34(5):1595-1612, 2015. [doi]

Authors

Rohan Mukherjee

This author has not been identified. Look up 'Rohan Mukherjee' in Google

Keyur Sheth

This author has not been identified. Look up 'Keyur Sheth' in Google

Anindya Sundar Dhar

This author has not been identified. Look up 'Anindya Sundar Dhar' in Google

Indrajit Chakrabarti

This author has not been identified. Look up 'Indrajit Chakrabarti' in Google

Somnath Sengupta

This author has not been identified. Look up 'Somnath Sengupta' in Google