High Performance VLSI Architecture for Three-Step Search Algorithm

Rohan Mukherjee, Keyur Sheth, Anindya Sundar Dhar, Indrajit Chakrabarti, Somnath Sengupta. High Performance VLSI Architecture for Three-Step Search Algorithm. CSSP, 34(5):1595-1612, 2015. [doi]

Abstract

Abstract is missing.