Integrating boundary scan test into an ASIC design flow

Math Muris. Integrating boundary scan test into an ASIC design flow. In Proceedings IEEE International Test Conference 1990, Washington, D.C., USA, September 10-14, 1990. pages 472-477, IEEE Computer Society, 1990. [doi]

Authors

Math Muris

This author has not been identified. Look up 'Math Muris' in Google