VLSI implementation of ultra power optimized adiabatic logic based full adder cell

K. Murugan, S. Baulkani. VLSI implementation of ultra power optimized adiabatic logic based full adder cell. Microprocessors and Microsystems, 70:15-20, 2019. [doi]

Abstract

Abstract is missing.