Game Theoretic Modeling of Voltage and Frequency Scaling during Behavioral Synthesis

Ashok K. Murugavel, N. Ranganathan. Game Theoretic Modeling of Voltage and Frequency Scaling during Behavioral Synthesis. In 17th International Conference on VLSI Design (VLSI Design 2004), with the 3rd International Conference on Embedded Systems Design, 5-9 January 2004, Mumbai, India. pages 670, IEEE Computer Society, 2004. [doi]

Authors

Ashok K. Murugavel

This author has not been identified. Look up 'Ashok K. Murugavel' in Google

N. Ranganathan

This author has not been identified. Look up 'N. Ranganathan' in Google