Arthur Mutter. A novel hybrid memory architecture with parallel DRAM for fast packet buffers. In Proceedings of the 11th IEEE International Conference on High Performance Switching and Routing, HPSR 2010, 13-16 June 2010, Richardson, Texas, USA. pages 44-51, IEEE, 2010. [doi]
Abstract is missing.