An efficient FPGA-based function profiler for embedded system applications

Pavan Kumar Nadimpalli, Subir K. Roy. An efficient FPGA-based function profiler for embedded system applications. In 20th International Symposium on VLSI Design and Test, VDAT 2016, Guwahati, India, May 24-27, 2016. pages 1-6, IEEE, 2016. [doi]

Authors

Pavan Kumar Nadimpalli

This author has not been identified. Look up 'Pavan Kumar Nadimpalli' in Google

Subir K. Roy

This author has not been identified. Look up 'Subir K. Roy' in Google