Design of Low Power Digital Phase Lock Loops

K. Nagaraj, N. Nayak. Design of Low Power Digital Phase Lock Loops. In 2006 IEEE International SOC Conference, Austin, Texas, USA, September 24-27, 2006. pages 325-326, IEEE, 2006. [doi]

Abstract

Abstract is missing.