Design of implicit pulsed-dual edge triggering flip flop for low power and high speed clocking systems

P. Nagarajan, N. Ashok Kumar, P. Venkat Ramana. Design of implicit pulsed-dual edge triggering flip flop for low power and high speed clocking systems. IJWMIP, 18(1), 2020. [doi]

Abstract

Abstract is missing.