A design space evaluation of grid processor architectures

Ramadass Nagarajan, Karthikeyan Sankaralingam, Doug Burger, Stephen W. Keckler. A design space evaluation of grid processor architectures. In Proceedings of the 34th Annual International Symposium on Microarchitecture, Austin, Texas, USA, December 1-5, 2001. pages 40-51, ACM/IEEE, 2001. [doi]

Authors

Ramadass Nagarajan

This author has not been identified. Look up 'Ramadass Nagarajan' in Google

Karthikeyan Sankaralingam

This author has not been identified. Look up 'Karthikeyan Sankaralingam' in Google

Doug Burger

This author has not been identified. Look up 'Doug Burger' in Google

Stephen W. Keckler

This author has not been identified. Look up 'Stephen W. Keckler' in Google