Low Delay 4K 120fps HEVC Decoder with Parallel Processing Architecture

Ken Nakamura, Yuya Omori, Daisuke Kobayashi, Tatsuya Osawa, Takayuki Onishi, Koyo Nitta, Hiroe Iwasaki, Atsushi Shimizu. Low Delay 4K 120fps HEVC Decoder with Parallel Processing Architecture. In IEEE Symposium in Low-Power and High-Speed Chips, COOL CHIPS 2019, Yokohama, Japan, April 17-19, 2019. pages 1-3, IEEE, 2019. [doi]

Authors

Ken Nakamura

This author has not been identified. Look up 'Ken Nakamura' in Google

Yuya Omori

This author has not been identified. Look up 'Yuya Omori' in Google

Daisuke Kobayashi

This author has not been identified. Look up 'Daisuke Kobayashi' in Google

Tatsuya Osawa

This author has not been identified. Look up 'Tatsuya Osawa' in Google

Takayuki Onishi

This author has not been identified. Look up 'Takayuki Onishi' in Google

Koyo Nitta

This author has not been identified. Look up 'Koyo Nitta' in Google

Hiroe Iwasaki

This author has not been identified. Look up 'Hiroe Iwasaki' in Google

Atsushi Shimizu

This author has not been identified. Look up 'Atsushi Shimizu' in Google