Low Delay 4K 120fps HEVC Decoder with Parallel Processing Architecture

Ken Nakamura, Yuya Omori, Daisuke Kobayashi, Tatsuya Osawa, Takayuki Onishi, Koyo Nitta, Hiroe Iwasaki, Atsushi Shimizu. Low Delay 4K 120fps HEVC Decoder with Parallel Processing Architecture. In IEEE Symposium in Low-Power and High-Speed Chips, COOL CHIPS 2019, Yokohama, Japan, April 17-19, 2019. pages 1-3, IEEE, 2019. [doi]

References

No references recorded for this publication.

Cited by

No citations of this publication recorded.