Analysis of Path Delay Fault Testability for Two-Rail Logic Circuits

Kazuteru Namba, Hideo Ito. Analysis of Path Delay Fault Testability for Two-Rail Logic Circuits. IEICE Transactions, 92-A(9):2295-2303, 2009. [doi]

Abstract

Abstract is missing.