Implementation of the compression function for selected SHA-3 candidates on FPGA

Ashkan Hosseinzadeh Namin, M. Anwar Hasan. Implementation of the compression function for selected SHA-3 candidates on FPGA. In 24th IEEE International Symposium on Parallel and Distributed Processing, IPDPS 2010, Atlanta, Georgia, USA, 19-23 April 2010 - Workshop Proceedings. pages 1-4, IEEE, 2010. [doi]

Authors

Ashkan Hosseinzadeh Namin

This author has not been identified. Look up 'Ashkan Hosseinzadeh Namin' in Google

M. Anwar Hasan

This author has not been identified. Look up 'M. Anwar Hasan' in Google