High-speed hardware implementation of a serial-in parallel-out finite field multiplier using reordered normal basis - researchr publication authors

researchr

You are not signed in
Sign in
Sign up

Ashkan Hosseinzadeh Namin, Karl Leboeuf, Roberto Muscedere, Huapeng Wu, Majid Ahmadi. High-speed hardware implementation of a serial-in parallel-out finite field multiplier using reordered normal basis. IET Circuits, Devices & Systems, 4(2):168-179, 2010. [doi]

This author has not been identified. Look up 'Ashkan Hosseinzadeh Namin' in GoogleThis author has not been identified. Look up 'Karl Leboeuf' in GoogleThis author has not been identified. Look up 'Roberto Muscedere' in GoogleThis author has not been identified. Look up 'Huapeng Wu' in GoogleThis author has not been identified. Look up 'Majid Ahmadi' in Google

runs on WebDSL