Minimization of digital logic gates and ultra-low power AES encryption core in 180CMOS technology

V. Nandan, R. Gowri Shankar Rao. Minimization of digital logic gates and ultra-low power AES encryption core in 180CMOS technology. Microprocessors and Microsystems, 74:103000, 2020. [doi]

Abstract

Abstract is missing.