Improving Logic Optimization in Sequential Circuits using Majority-inverter Graphs

Walter Lau Neto, Xifan Tang, Max Austin, Luca G. Amarù, Pierre-Emmanuel Gaillardon. Improving Logic Optimization in Sequential Circuits using Majority-inverter Graphs. In 2019 IEEE Computer Society Annual Symposium on VLSI, ISVLSI 2019, Miami, FL, USA, July 15-17, 2019. pages 224-229, IEEE, 2019. [doi]

Authors

Walter Lau Neto

This author has not been identified. Look up 'Walter Lau Neto' in Google

Xifan Tang

This author has not been identified. Look up 'Xifan Tang' in Google

Max Austin

This author has not been identified. Look up 'Max Austin' in Google

Luca G. Amarù

This author has not been identified. Look up 'Luca G. Amarù' in Google

Pierre-Emmanuel Gaillardon

This author has not been identified. Look up 'Pierre-Emmanuel Gaillardon' in Google