A 10 mW 3.2 GHz All-Digital Fractional-N PLL Achieving -120-dBc/Hz In-Band Phase Noise Using a Continuous Time Bandpass Delta-Sigma Time-to-Digital Converter in 180-nm CMOS - researchr publication

researchr

You are not signed in
Sign in
Sign up

Thi Viet Ha Nguyen, Cong-Kha Pham. A 10 mW 3.2 GHz All-Digital Fractional-N PLL Achieving -120-dBc/Hz In-Band Phase Noise Using a Continuous Time Bandpass Delta-Sigma Time-to-Digital Converter in 180-nm CMOS. IEEE Access, 14:114691-114714, 2026. [doi]

Abstract is missing.

runs on WebDSL