Mark Nodine. Preparing Rearchitected Designs for Sequential Equivalence Checking. In Ninth International Workshop on Microprocessor Test and Verification, MTV 2008, Austin, Texas, USA, 8-10 December 2008. pages 27-32, IEEE Computer Society, 2008. [doi]
No references recorded for this publication.
No citations of this publication recorded.