2MOS D-flip-flop in 65-nm CMOS

Ryosuke Noguchi, Kosuke Furuichi, Hiromu Uemura, Toshiyuki Inoue, Akira Tsuchiya, Keiji Kishine, Hiroaki Katsurai, Shinsuke Nakano, Hideyuki Nosaka. 2MOS D-flip-flop in 65-nm CMOS. In 2018 International Symposium on VLSI Design, Automation and Test (VLSI-DAT), Hsinchu, Taiwan, April 16-19, 2018. pages 1-4, IEEE, 2018. [doi]

Authors

Ryosuke Noguchi

This author has not been identified. Look up 'Ryosuke Noguchi' in Google

Kosuke Furuichi

This author has not been identified. Look up 'Kosuke Furuichi' in Google

Hiromu Uemura

This author has not been identified. Look up 'Hiromu Uemura' in Google

Toshiyuki Inoue

This author has not been identified. Look up 'Toshiyuki Inoue' in Google

Akira Tsuchiya

This author has not been identified. Look up 'Akira Tsuchiya' in Google

Keiji Kishine

This author has not been identified. Look up 'Keiji Kishine' in Google

Hiroaki Katsurai

This author has not been identified. Look up 'Hiroaki Katsurai' in Google

Shinsuke Nakano

This author has not been identified. Look up 'Shinsuke Nakano' in Google

Hideyuki Nosaka

This author has not been identified. Look up 'Hideyuki Nosaka' in Google