7.2 4Mb STT-MRAM-based cache with memory-access-aware power optimization and write-verify-write / read-modify-write scheme - researchr publication authors

researchr

You are not signed in
Sign in
Sign up

Hiroki Noguchi, Kazutaka Ikegami, Satoshi Takaya, Eishi Arima, Keiichi Kushida, Atsushi Kawasumi, Hiroyuki Hara, Keiko Abe, Naoharu Shimomura, Junichi Ito, Shinobu Fujita, Takashi Nakada, Hiroshi Nakamura. 7.2 4Mb STT-MRAM-based cache with memory-access-aware power optimization and write-verify-write / read-modify-write scheme. In 2016 IEEE International Solid-State Circuits Conference, ISSCC 2016, San Francisco, CA, USA, January 31 - February 4, 2016. pages 132-133, IEEE, 2016. [doi]

This author has not been identified. Look up 'Hiroki Noguchi' in GoogleThis author has not been identified. Look up 'Kazutaka Ikegami' in GoogleThis author has not been identified. Look up 'Satoshi Takaya' in GoogleThis author has not been identified. Look up 'Eishi Arima' in GoogleThis author has not been identified. Look up 'Keiichi Kushida' in GoogleThis author has not been identified. Look up 'Atsushi Kawasumi' in GoogleThis author has not been identified. Look up 'Hiroyuki Hara' in GoogleThis author has not been identified. Look up 'Keiko Abe' in GoogleThis author has not been identified. Look up 'Naoharu Shimomura' in GoogleThis author has not been identified. Look up 'Junichi Ito' in GoogleThis author has not been identified. Look up 'Shinobu Fujita' in GoogleThis author has not been identified. Look up 'Takashi Nakada' in GoogleThis author has not been identified. Look up 'Hiroshi Nakamura' in Google

runs on WebDSL