Testability improvement for 12.8 GB/s Wide IO DRAM controller by small area pre-bonding TSV tests and a 1 GHz sampled fully digital noise monitor - researchr publication authors

researchr

You are not signed in
Sign in
Sign up

Takao Nomura, Ryo Mori, Munehiro Ito, Koji Takayanagi, Toshihiko Ochiai, Kazuki Fukuoka, Kazuo Otsuga, Koji Nii, Sadayuki Morita, Tomoaki Hashimoto, Tsuyoshi Kida, Junichi Yamada, Hideki Tanaka. Testability improvement for 12.8 GB/s Wide IO DRAM controller by small area pre-bonding TSV tests and a 1 GHz sampled fully digital noise monitor. In Proceedings of the IEEE 2013 Custom Integrated Circuits Conference, San Jose, CA, USA, September 22-25, 2013. pages 1-4, IEEE, 2013. [doi]

This author has not been identified. Look up 'Takao Nomura' in GoogleThis author has not been identified. Look up 'Ryo Mori' in GoogleThis author has not been identified. Look up 'Munehiro Ito' in GoogleThis author has not been identified. Look up 'Koji Takayanagi' in GoogleThis author has not been identified. Look up 'Toshihiko Ochiai' in GoogleThis author has not been identified. Look up 'Kazuki Fukuoka' in GoogleThis author has not been identified. Look up 'Kazuo Otsuga' in GoogleThis author has not been identified. Look up 'Koji Nii' in GoogleThis author has not been identified. Look up 'Sadayuki Morita' in GoogleThis author has not been identified. Look up 'Tomoaki Hashimoto' in GoogleThis author has not been identified. Look up 'Tsuyoshi Kida' in GoogleThis author has not been identified. Look up 'Junichi Yamada' in GoogleThis author has not been identified. Look up 'Hideki Tanaka' in Google

runs on WebDSL