Gated Clock Routing Minimizing the Switched Capacitance

Jaewon Oh, Massoud Pedram. Gated Clock Routing Minimizing the Switched Capacitance. In 1998 Design, Automation and Test in Europe (DATE 98), February 23-26, 1998, Le Palais des Congrès de Paris, Paris, France. pages 692-697, IEEE Computer Society, 1998. [doi]

Authors

Jaewon Oh

This author has not been identified. Look up 'Jaewon Oh' in Google

Massoud Pedram

This author has not been identified. Look up 'Massoud Pedram' in Google