A fast method for timing verification that uses the conditions that cause changes in the output values of gates

Atsushi Ohnishi, Yuji Sugiyama. A fast method for timing verification that uses the conditions that cause changes in the output values of gates. Systems and Computers in Japan, 32(1):38-44, 2001. [doi]

Abstract

Abstract is missing.