A method of redundant clocking detection and power reduction at RT level design

Mitsuhisa Ohnishi, Akihisa Yamada, Hiroaki Noda, Takashi Kambe. A method of redundant clocking detection and power reduction at RT level design. In Brock Barton, Massoud Pedram, Anantha Chandrakasan, Sayfe Kiaei, editors, Proceedings of the 1997 International Symposium on Low Power Electronics and Design, 1997, Monterey, California, USA, August 18-20, 1997. pages 131-136, ACM, 1997. [doi]

Authors

Mitsuhisa Ohnishi

This author has not been identified. Look up 'Mitsuhisa Ohnishi' in Google

Akihisa Yamada

This author has not been identified. Look up 'Akihisa Yamada' in Google

Hiroaki Noda

This author has not been identified. Look up 'Hiroaki Noda' in Google

Takashi Kambe

This author has not been identified. Look up 'Takashi Kambe' in Google