A 50.1-Mpixel 14-Bit 250-frames/s Back-Illuminated Stacked CMOS Image Sensor With Column-Parallel kT/C-Canceling S&H and ΔΣADC

Chihiro Okada, Golan Zeituni, Koushi Uemura, Luong Hung, Kouji Matsuura, Takashi Moue, Kazutoshi Kodama, Masafumi Okano, Takafumi Morikawa, Kazuyoshi Yamashita, Osamu Oka, Yoshiaki Inada, Itai Shvartz, Ariel Benshem, Noam Eshel. A 50.1-Mpixel 14-Bit 250-frames/s Back-Illuminated Stacked CMOS Image Sensor With Column-Parallel kT/C-Canceling S&H and ΔΣADC. J. Solid-State Circuits, 56(11):3228-3235, 2021. [doi]

References

No references recorded for this publication.

Cited by

No citations of this publication recorded.