An algorithmic and novel design of a leading zero detector circuit: comparison with logic synthesis

Vojin G. Oklobdzija. An algorithmic and novel design of a leading zero detector circuit: comparison with logic synthesis. IEEE Trans. VLSI Syst., 2(1):124-128, 1994. [doi]

Authors

Vojin G. Oklobdzija

This author has not been identified. Look up 'Vojin G. Oklobdzija' in Google