Scenario for catastrophic failure in interconnect structures under chip package interaction

Masaki Omiya, Shoji Kamiya, Nobuyuki Shishido, Kozo Koiwa, Hisashi Sato, Masahiro Nishida, Takashi Suzuki, Tomoji Nakamura, Toshiaki Suzuki, Takeshi Nokuo. Scenario for catastrophic failure in interconnect structures under chip package interaction. In IEEE International Reliability Physics Symposium, IRPS 2015, Monterey, CA, USA, April 19-23, 2015. pages 5, IEEE, 2015. [doi]

Authors

Masaki Omiya

This author has not been identified. Look up 'Masaki Omiya' in Google

Shoji Kamiya

This author has not been identified. Look up 'Shoji Kamiya' in Google

Nobuyuki Shishido

This author has not been identified. Look up 'Nobuyuki Shishido' in Google

Kozo Koiwa

This author has not been identified. Look up 'Kozo Koiwa' in Google

Hisashi Sato

This author has not been identified. Look up 'Hisashi Sato' in Google

Masahiro Nishida

This author has not been identified. Look up 'Masahiro Nishida' in Google

Takashi Suzuki

This author has not been identified. Look up 'Takashi Suzuki' in Google

Tomoji Nakamura

This author has not been identified. Look up 'Tomoji Nakamura' in Google

Toshiaki Suzuki

This author has not been identified. Look up 'Toshiaki Suzuki' in Google

Takeshi Nokuo

This author has not been identified. Look up 'Takeshi Nokuo' in Google