10: 4 MUX and 4: 10 DEMUX gearbox LSI for 100-gigabit Ethernet link

Goichi Ono, Keiki Watanabe, Takashi Muto, Hiroki Yamashita, Koji Fukuda, Noboru Masuda, Ryo Nemoto, Eiichi Suzuki, Takashi Takemoto, Fumio Yuki, Masayoshi Yagyu, Hidehiro Toyoda, Akihiro Kambe, Tatsuya Saito, Shinji Nishimura. 10: 4 MUX and 4: 10 DEMUX gearbox LSI for 100-gigabit Ethernet link. In IEEE International Solid-State Circuits Conference, ISSCC 2011, Digest of Technical Papers, San Francisco, CA, USA, 20-24 February, 2011. pages 148-150, IEEE, 2011. [doi]

Authors

Goichi Ono

This author has not been identified. Look up 'Goichi Ono' in Google

Keiki Watanabe

This author has not been identified. Look up 'Keiki Watanabe' in Google

Takashi Muto

This author has not been identified. Look up 'Takashi Muto' in Google

Hiroki Yamashita

This author has not been identified. Look up 'Hiroki Yamashita' in Google

Koji Fukuda

This author has not been identified. Look up 'Koji Fukuda' in Google

Noboru Masuda

This author has not been identified. Look up 'Noboru Masuda' in Google

Ryo Nemoto

This author has not been identified. Look up 'Ryo Nemoto' in Google

Eiichi Suzuki

This author has not been identified. Look up 'Eiichi Suzuki' in Google

Takashi Takemoto

This author has not been identified. Look up 'Takashi Takemoto' in Google

Fumio Yuki

This author has not been identified. Look up 'Fumio Yuki' in Google

Masayoshi Yagyu

This author has not been identified. Look up 'Masayoshi Yagyu' in Google

Hidehiro Toyoda

This author has not been identified. Look up 'Hidehiro Toyoda' in Google

Akihiro Kambe

This author has not been identified. Look up 'Akihiro Kambe' in Google

Tatsuya Saito

This author has not been identified. Look up 'Tatsuya Saito' in Google

Shinji Nishimura

This author has not been identified. Look up 'Shinji Nishimura' in Google